In Arm CPU architecture, Data Abort occurs when an instruction attempts to access unauthorized memory locations. SRTISS (System Response Time Interrupt Statistics) shows the registers involved in such an event. This article explains the difference between using the Zero Register (ZR) and Stack Pointer (SP) in dealing with Data Abort.
Read More