Explore an unusual problem with Cortex-M7 MCU design when using a defined RAM/CODE region in the LD file for simulation. Learn the possible causes and solutions for this abnormal instruction-fetch behavior.